DesignCon 2014 The state of IEEE 802 . 3 bj 100 Gb / s Backplane Ethernet

نویسندگان

  • Matthew Brown
  • Adee Ran
چکیده

100 Gigabit Ethernet over backplane is a subject of the current IEEE P802.3bj standardization effort. The 4 x 25 Gb/s design presents significant challenges to today's technology and several new methodologies were developed for the task. We explain the philosophy driving the design of the standard, present a summary of problems solved, and provide details on the most important methodologies. In particular we will discuss: the trade-off between PAM4 and PAM2 signaling; forward error correction; transmitter to channel to receiver boundaries; COM channel description and its advantages in closing the specification; jitter and noise budget; and measurement methodology. Matthew Brown: Matt is a Principal Systems Engineer at Applied Micro, responsible for architecture and specifications definition for a range of products including mixed signal and digital transceivers, Ethernet PHYs, packet processors, and OTN framers. He has over 30 years of experience developing system and device products addressing data communications and telecom applications at companies including Bell Northern Research, Northern Telecom (Nortel), Cambrian, Ceyba, and Quake. He has been a steady participant and contributor in various physical layer standards including 802.3ap, 802.3ba, 802.3az, 802.3bm, and SFP+, and is currently the Editor-In-Chief and clause editor for the IEEE 802.3bj 100 Gb/s Backplane and Copper Cable task force. He is a holder of ten US patents. Adam Healey: Adam is a Distinguished Engineer at LSI Corporation where he supports the development and standardization of high speed serial interface products. Adam is a regular contributor to the development of industry standards through his work in the IEEE 802.3 Ethernet working group and INCITS T11.2 Fibre Channel Physical Variants task group. Adam was chairman of the IEEE P802.3ap Task Force chartered to develop the standard for Ethernet operation over electrical backplanes at speeds of 1 and 10 Gb/s. He also served as editor-in-chief for the IEEE P802.3bj Task Force chartered to extend the Backplane Ethernet family to 100 Gb/s as well as define Energy Efficient Ethernet capabilities for 40 and 100 Gb/s Ethernet. Adam is currently chairman of the IEEE P802.3bj Task Force and vice chairman of the IEEE 802.3 Ethernet Working Group. Adam has also previously served as Secretary of the IEEE 802.3 Ethernet Working Group as well as technical committee chairman and Vice President of Technology for the Ethernet Alliance. Liav Ben Artsi: Liav is a Senior Signal Integrity Manager at Marvell Israel Ltd. Liav has worked at Marvell for the last 13 years, …

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A 100-Gb/s-Physical-Layer Architecture for Higher-Speed Ethernet for VSR and Backplane Applications

A high-speed physical-layer architecture for nextgeneration higher-speed Ethernet for VSR and backplane applications was developed. VSR and backplane networks provide 100-Gb/s data transmission in “mega data centers” and blade servers, which have new and broad potential markets of LAN technologies. It supports 100-Gb/s-throughput, high-reliability, and low-latency data transmission, making it w...

متن کامل

Performance Analysis of 200-Gb/s Low Complexity Transmission in Second Window

IEEE 802. 3ba-2010 [Online]. Available: http://standards. ieee. org/getiee802/download/802. 3 ba-2010. pdf. T. N. Nielsen, et al. , "8×10 Gb/s 1. 3 μm unrepeated transmission over a distance of 141 km with Raman postand pre-amplifiers," IEEE photon. Technol. lett. vol. 10, no. 10, pp. 1492-1494, Oct. 1998. J. P. Turkiewicz, A. M. J. Koonen, G. D. Khoe, and H. Waardt, "Do we need

متن کامل

A 10-Gb/s CML I/O Circuit for Backplane Interconnection in 0.18-µm CMOS Technology

A 10-Gb/s current mode logic (CML) input/output (I/O) circuit for backplane interconnect is fabricated in 0.18m 1P6M CMOS process. Comparing with conventional I/O circuit, this work consists of input equalizer, limiting amplifier with active-load inductive peaking, duty cycle correction and CML output buffer. To enhance circuit bandwidth for 10-GB/s operation, several techniques include active ...

متن کامل

The Aps Control System Network Upgrade*

When it was installed, the Advanced Photon Source (APS) control system network was at the state-of-the-art. Different aspects of the system have been reported at previous meetings [1,2]. As loads on the controls network have increased due to newer and faster workstations and front-end computers, we have found performance of the system declining and have implemented an upgraded network. There ha...

متن کامل

DesignCon 2004 Error-Correction Coding for 10Gb/s Backplane Transmission

Backplane links operating in the 6-12Gb/s region are affected by a number of transmission channel impairments such as frequency-dependent losses, reflections, crosstalk, thermal noise and environmental impulse noise. In this paper, we describe a prototype backplane transceiver environment that combines equalization and error-correction coding (ECC, also known as FEC) to combat the above impairm...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2014